#### Scheduling on Low-Power Multi- and Many-Cores Ben Juurlink

Computer Engineering Laboratory, Delft University of Technology

4-6-2009



## Agenda

- Part I: Leakage-Aware Multiprocessor Scheduling
- Part II: Scheduling issues in a highly scalable parallel implementation of H.264 decoding



# Part I: Leakage-Aware Multiprocessor Scheduling

#### Motivation

- Power/Energy Consumption
- Dynamic Voltage/Frequency Scaling (DVFS)
- Processor Shutdown
- System and application model
- Schedule & Stretch (S&S)
- Leakage-Aware Multiprocessor Scheduling
- LIMIT
- Experimental Results
- Conclusions



#### Motivation

#### Increasing Static Power at Shrinking Process Nodes.

 Currently, dynamic power dominates static power

 Static power due to leakage current is expected to grow significantly

**T**UDelft

Static Power Significant at 90 nm 100 Dynamic 1 Power Normalized Power 0.01 Static Power (leakage) 0.0001 0.000000 Year 1990 1995 2000 2005 2010 2015 2000 Technology Node (nm) 500 350 250 180 130 90 65 45 22

Source: http://www.actel.com

ASTEC, June 2-5, 2009 4 |

4 | 41

#### Power Consumption

Power model of (Jejurikar et al., 2004), 70nm technology



**TU**Delft

## **Energy Consumption**

 Scaling below critical frequency f<sub>crit</sub> (normalized 0.38, actual 1.18GHz) increases energy consumption



ASTEC, June 2-5, 2009 6 | 41

#### Dynamic Voltage/Frequency Scaling (DVFS)

- Dynamic power grows quadratically with supply voltage
- Static power grows "linearly" with supply voltage

• 
$$V = \beta_1 + \beta_2 \bullet f$$

Static energy consumption increases when voltage is scaled down



#### Processor Shutdown

$$P = \alpha \bullet C_{eff} \bullet V_{dd}^2 \bullet f + V_{dd} \bullet I_{subn} + |V_{bs}| \bullet I_j + P_{on}$$
  
dynamic power static power

- Processor shutdown reduces both static and dynamic energy consumption
- Shutdown involves an (energy) penalty due to loss of state (caches, branch predictors)
  - ≈483 µJ (Jejurikar et al., 2004)
  - Shutdown saves energy only if idle period sufficiently long



#### System Model

- Shared memory multi-core
- Application computation bound
- Scaling down clock frequency by factor of k increases execution time by factor of at most k



# Application Model

- Weighted directed acyclic graph G = (V, E, W)
- Graphs taken from Standard Task Graph Set (<u>http://www.kasahara.elec.waseda.ac.jp/schedule/</u>)
  - random TGs
  - application TGs
- Deadlines relative to critical path length (CPL)
  - Coarse-grain tasks: 1 unit = 1 ms at max frequency  $(3.1 \cdot 10^6 \text{ cycles})$
  - Fine-grain tasks: 1 unit = 10  $\mu$ s at max frequency (3.1.10<sup>4</sup> cycles)





## Schedule and Stretch

- When dynamic power dominates, optimal strategy is to
  - schedule tasks on as many processors as can be used to reduce makespan (we employ LS+EDF)
  - use remaining time at end of schedule (slack) to lower voltage/ frequency as much as possible
  - Due to (Zhu et al., 2003) and (Gruian and Kuchcinski, 2001)



#### Leakage-Aware Multiprocessor Scheduling

- When dynamic power does not dominate, need to find balance between
  - number of processors employed
  - amount of voltage/frequency scaling
- Our LAMPS ( ) algorithm:
  - for each number of processors  $N_{\min}$  ...  $N_{\max}$ 
    - schedule using EDF
    - use slack at end of schedule to lower voltage/frequency
  - return number of cores with least energy consumption



#### S&S+PS

**T**UDelft

- Schedule to minimize makespan
- Compute energy consumption for each voltage/frequency level
  - shutdown cores during idle periods if it reduces energy
- Return voltage/frequency level with least energy consumption

![](_page_12_Figure_5.jpeg)

ASTEC, June 2-5, 2009 13 | 41

#### LAMPS+PS

- For each number of processors  $N_{\min}$  ...  $N_{\max}$ 
  - Schedule using LS+EDF
  - Compute energy consumption for each voltage/frequency level
    - shutdown cores during idle periods if it reduces energy
- Return voltage/frequency level with least energy consumption
- LAMPS+PS determines an optimal balance between
  - voltage/frequency scaling
  - processor shutdown
  - number of cores to employ

![](_page_13_Picture_10.jpeg)

### How close to optimal?

#### Known limitations:

- EDF is "just" a heuristic
- In our low-energy scheduling algorithms, all processors run at same frequency and this frequency is constant throughout the schedule
- Lower bounds:
  - Idle cores consume no energy
  - Number of cores = number of tasks
  - LIMIT-SF: All cores are scaled down to critical frequency, or as much as possible to meet deadline → no single-frequency schedule can consume less energy
  - LIMIT-MF: All cores are scaled down to critical frequency, possibly missing deadline → no schedule can consume less energy

![](_page_14_Picture_9.jpeg)

# Experimental Results (I)

![](_page_15_Figure_1.jpeg)

- For coarse-grain tasks and tight deadlines:
  - LAMPS performs just little better than S&S (cannot use fewer cores)
  - Processor shutdown approaches perform better (sufficient intra-schedule slack) and almost as good as LIMIT-SF
  - LIMIT-MF lower bound probably too tight in this case (misses deadlines)

![](_page_15_Picture_6.jpeg)

# Experimental Results (II)

![](_page_16_Figure_1.jpeg)

- For coarse-grain tasks and loose deadlines:
  - LAMPS much better than S&S (can employ fewer cores)
  - Processor shutdown approaches perform only slightly better than LAMPS (can use intra-schedule slack to shutdown cores or to reduce number of cores)
  - LAMPS+PS optimal

![](_page_16_Picture_6.jpeg)

# Experimental Results (III)

![](_page_17_Figure_1.jpeg)

- For fine-grain tasks and tight deadlines:
  - LAMPS significantly better than S&S only in few cases (when not all cores are needed to meet deadline)
  - S&S+PS worse than LAMPS (insufficient intra-schedule slack)
  - Quite a gap between LAMPS+PS and LIMIT-SF/LIMIT-MF (room for improvement or lower bounds too tight)

![](_page_17_Picture_6.jpeg)

# Experimental Results (IV)

![](_page_18_Figure_1.jpeg)

- For fine-grain tasks and loose deadlines:
  - LAMPS much better than S&S and S&S+PS (insufficient intra-schedule slack)
  - LAMPS+PS close to optimal

![](_page_18_Picture_5.jpeg)

## Conclusions

- When leakage-current is significant, the possibility of reducing energy by only employing DVFS is limited
- In this case, higher energy savings are obtained by shutting down cores temporarily or completely
- For coarse-grain tasks, LAMPS+PS attains  $\geq$  84% of possible energy saving

![](_page_19_Figure_4.jpeg)

ASTEC, June 2-5, 2009 20 | 41

#### Future Work

- Determine a stronger lower bound (can be formulated as ILP problem)
- If results show that higher energy savings can be obtained, develop a scheduling algorithm that maximizes amount of slack
- Incorporate communication
- Other scheduling models
- How to deal w/ incomplete information (worst-case vs. actual execution time)

• ...

![](_page_20_Picture_7.jpeg)

#### Part II: Scheduling Issues in a Highly Scalable Parallel Implementation of H.264 Decoding

- Motivation
- H.264 decoding
  - where's the parallelism?
- 2D-Wave
  - need for dynamic scheduling
  - parallel programming model
  - 2D-Wave pseudo-code
  - user-level scheduling for locality
  - scalability
- 3D-Wave
  - implementation
  - scalability
- Increasing programmability
  - ENCORE project
- Conclusions

![](_page_21_Picture_16.jpeg)

#### Motivation

- *"Developing parallel applications to harness and effectively use the massively parallel tera-scale processors is likely to be the key challenge for tera-scale computing."* (Azimi et al., Intel Technology Journal, 2007)
- As a case study, we consider H.264 decoding
  - State-of-the-art video coding standard
  - Challenging to find massive TLP

![](_page_22_Picture_5.jpeg)

#### Overview of H.264

**T**UDelft

![](_page_23_Figure_1.jpeg)

ASTEC, June 2-5, 2009 24 | 41

#### Where is the Data Parallelism?

- Between frames?
  - Limited, because of inter-frame dependences
- Between slices?
  - No, because there might be only one slice per frame
- Between macroblocks (MBs)?
  - Yes
- Between operations?
  - Of course. ILP and SIMD (short vectors).

![](_page_24_Picture_9.jpeg)

#### 2D-Wave

- Proposed by (Van der Tol et al., 2003)
- Exploits intra-frame MB-level parallelism

![](_page_25_Figure_3.jpeg)

![](_page_25_Picture_4.jpeg)

#### The Need for Dynamic Scheduling

![](_page_26_Figure_1.jpeg)

Cycle Distribution for PicturePrediction() on NXP's TriMedia

![](_page_26_Picture_3.jpeg)

#### Parallel Programming Model: Task Pool

- Software structure in shared memory
- Contains tasks ready for execution

![](_page_27_Figure_3.jpeg)

![](_page_27_Picture_4.jpeg)

## 2D-Wave: Deblocking a Frame

 MB dependencies covered by dependencies from upper-right MB to current MB and from left MB to current MB

![](_page_28_Figure_2.jpeg)

```
int deblock_ready[w][h]; // array of reference counts
void deblock_frame()
{
  for(x = 1; x <= w; x++)
    for(y = 1; y <= h; y++)
       deblock_ready[x][y] = initial reference count; // 0, 1, or 2
    tp_submit(deblock_mb, 1, 1); // start first task: MB <1,1>
    tp_wait();
}
```

ASTEC, June 2-5, 2009 29 | 41

#### 2D-Wave: Deblocking a Macroblock

```
void deblock mb(int x, int y)
{
  ... the actual work ...
  if(x \ge 2 \& y != h)
    new value = tp atomic decrement(&deblock ready[x-1][y+1], 1);
    if(new_value == 0)
      tp submit(deblock mb, x - 1, y + 1);
  }
  if(x != w)
    new value = tp atomic decrement(&deblock ready[x+1][y], 1);
    if(new_value == 0)
      tp submit(deblock_mb, x + 1, y);
  }
}
```

**T**UDelft

ASTEC, June 2-5, 2009 30 | 41

## User-level Scheduling for Locality

```
void deblock mb(int x, int y)
{
again:
  ... the actual work...
  ready1 = x >= 2 && y != h &&
          tp_atomic_decrement(&deblock_ready[x-1][y+1], 1) == 0;
  ready2 = x != w && tp_atomic_decrement(&deblock_ready[x+1][y], 1) == 0;
  if(ready1 && ready2) {
   tp submit(deblock mb, x - 1, y + 1); // submit left-down block
   x++; // goto right block
   goto again;
  else if(ready1) {
                // goto to left-down block
   x--;
   y++;
   goto again;
  else if(ready2) {
                 // goto right block

    Reduces task pool overhead

    x++;
   goto again;

    Improves locality of reference
```

**ŤU**Delft

ASTEC, June 2-5, 2009 31 | 41

### 2D-Wave max scalability

![](_page_31_Figure_1.jpeg)

- 32x for ideal conditions (constant MB decoding time)
- 23x for real video (variable MB decoding time)

![](_page_31_Picture_4.jpeg)

#### **3D-Wave**

- How to increase scalability?
- 3-Wave: exploit intra-frame and inter-frame MB-level parallelism
  - motion vectors typically short

![](_page_32_Figure_4.jpeg)

![](_page_32_Picture_5.jpeg)

## **3D-Wave Implementation**

**T**UDelft

- Implementation more complex than 2D-Wave due to complex, dynamic, inter-frame dependencies
  - developed a subscription mechanism where tasks subscribe themselves to a kick-off list associated with reference MB

![](_page_33_Figure_3.jpeg)

ASTEC, June 2-5, 2009 34 | 41

## **3D-Wave Scalability**

**Speedups for Rush Hour Full HD** 

- Speedup of >51 (efficiency >80%) for 64 cores
- Start-up and end-down of short sequence (25 frames) limit efficiency
- 64 cores is 16x faster than real-time for FHD
- 3D-Wave more scalable than 2D-Wave because
  - exhibits more TLP
  - 3D-Wave spawns fewer thread due to excess TLP

![](_page_34_Picture_8.jpeg)

### Increasing Programmability

- Programming is difficult
- Parallel programming is more difficult
- Efficient parallel programming is extremely difficult
- In 2D- and 3D-Wave programmer has to take care of:
  - static task dependencies
  - dynamic task dependencies
  - optimizing data locality
  - ...
- Can we relieve the programmer from this burden?

![](_page_35_Picture_10.jpeg)

### **ENCORE** Project

- Programmer only has to specify the tasks and the inputs and outputs of those tasks
- Runtime system takes care of
  - scheduling
  - optimizing for data locality
  - ...
- Challenges:
  - How to specify static task dependencies?
  - How to balance the workload?
  - How to specify dynamic data dependencies?
  - How to specify communication volumes?
  - How to make sure that RTS does not become a bottleneck
  - ...

![](_page_36_Picture_13.jpeg)

![](_page_37_Figure_0.jpeg)

#### Encore Runtime Environment and Architecture Vision

![](_page_38_Figure_1.jpeg)

#### Conclusion

- Many scheduling issues that now have to handled by expert programmers
- If parallel computing is to become a success, we have to hide (most of) the complexity

![](_page_39_Picture_3.jpeg)

#### Acknowledgments

- Some slides due to or based on Jan Hoogerbrugge of NXP, Alex Ramirez and Mauricio Alvarez of BSC, Arnaldo Azevedo and Cor Meenderinck of TU Delft, . . .
- Work supported in part by Dutch organization for scientific research (NWO), EU FP6 project SARC, HiPEAC NoE, . . .

![](_page_40_Picture_3.jpeg)